


NFL_1SPD DIS (14/15")

Intel SKL/KBL ULT Platform Block Diagram

PCB 6L STACK UP

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1(High)
LAYER 4 : IN2
LAYER 5 : SVCC
LAYER 6 : BOT


www.schematic-x.blogspot.com

+3V 4,10,11,12,13,14,15,17,18,25,26,27,28,29,31,32,33,34,35,41,48
+1.0V 4,6,35,40
+VCCSTPLL 4,5,6,9,40,41

HDMI

27 IN_D2# IN_D2# E55
27 IN_D2 IN_D2# F55
27 IN_D1# IN_D1# F58
27 IN_D1 IN_D1# F58
27 IN_D0# IN_D0# G53
27 IN_D0 IN_D0# F56
27 IN_CLK# IN_CLK# G56
27 IN_CLK IN_CLK# G56


27 SDVO_CLK SDVO_CLK L13
27 SDVO_DATA SDVO_DATA L12

TP2 1DDPC_CTRLDATA N7

TP3 1DDPD_CTRLDATA N11



+VCCIO R3 24.9 1% 4 E52

eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms



Justsurport FHD 1920x1080

Reserve EDP_HPD opposites circuit!




Close to EC

Processor pull-up (CPU)
TO BE REPLACED WITH 1K OHMS FOR SKL.
470 OHM IS FOR I/P

PLACE NEAR CPU

XDP_TMS_CPU R17 51.4
XDP_TDI_CPU R19 51.4
XDP_TDO_CPU R20 51.4

H_PROCHOT# R21 1K 4
XDP_TCK0 R22 51.4
XDP_TRST#_CPU R23 51.4




Need apply PN



*SKL_ULT
REV = 1

2 OF 20

Interleave (IL) and Non-Interleave (NIL) Modes Mapping



SKL_UM

Need apply PN




*SKL_ULT 3 OF 20
REV = 1


3 OF 20


PROJECT : NFLP_KBLU_DR
Quanta Computer Inc.

Size Custom	Document Number 03 – SKYLAKE 2/15(DDR4 I/F)	Rev 1A
Date: Friday, March 24, 2017		Sheet 3 of 49




The diagram shows a circuit with two input lines, SYS_PWROK and EC_PWROK, connected to a resistor network. The network consists of a 4S resistor connected in series with a 10K/F_4 resistor, which is then connected to ground.






Layout note: need routing together and ALERT need between CLK and DATA.


CLOSE TO CPU
PLACE THE PU RESISTORS







PLACE THE PU RESISTORS
CLOSE TO VR
PULL UP IS IN THE VR MODULE




CLOSE TO CPU
PLACE THE PU RESISTORS




Power Rail	Description	Control
V _{CC}	Processor IA Cores Power Rail	SVID
V _{CCGT}	Processor Graphics Power Rails	SVID
V _{CCGTx}	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V _{CCSA}	System Agent Power Rail	SVID/Fixed (SKU dependent)
V _{CCIO}	IO Power Rail	Fixed
V _{CCST}	Sustain Power Rail	Fixed
V _{CCPLL}	Processor PLLs power rail	Fixed
V _{DDQ}	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V _{CCOPC}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCOPC_1P8}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCEOPIO}	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed




For CPU USE






For PIPE USE




Power Rail	Description	Control
V _{CC}	Processor IA Cores Power Rail	SVID
V _{CCGT}	Processor Graphics Power Rails	SVID
V _{CCGTx}	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V _{CCSA}	System Agent Power Rail	SVID/Fixed (SKU dependent)
V _{CCIO}	IO Power Rail	Fixed
V _{CCST}	Sustain Power Rail	Fixed
V _{CCPLL}	Processor PLLs power rail	Fixed
V _{DDQ}	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V _{CCOPC}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCOPC_1P8}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCEOPIO}	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed




U1R
SKL_ULT ? Need apply PNU1P
SKL_ULT ? Need apply PNU1Q
SKL_ULT ? Need apply PN




	PROJECT : NFLP_KBLU_DR Quanta Computer Inc.		
	Size Custom	Document Number 09 -- SKYLAKE 8/15 (RSV)	Rev 1A
Date: Friday, March 24, 2017		Sheet 9 of 49	

+3V_DEEP_SUS 4,11,12,14,15,18
 +3V 2,4,11,12,13,14,15,17,18,25,26,27,28,29,31,32,33,34,35,41,48
 +5V 25,26,27,31,32,34,48,50
 +1.0V 2,4,6,35,40
 +3VSS 4,15,25,34,35,37,38,39,40,44,47,48,50



GPIO Pull UP



PCH SPI ROM(CLG)


Vender	Size	P/N
EON	8MB	AKE3EZN0Q01 (EN25QH64-104HIP)
Winbond	8MB	AKE3EFP0N07 (W25Q64FVSSIQ)
GigaDevice	8MB	AKE3EGN0Q01 (GD25B64BSIGR)
Socket		DFHS08FS023

35 PCH_SPI_CS0# R
 35 PCH_SPI_CLK R
 35 PCH_SPI_SI R
 35 PCH_SPI_SO R

need place to TOP


TP17 1 PCH_SPI_CS0# R
 TP18 1 PCH_SPI_CLK R
 TP19 1 PCH_SPI_SI R
 TP20 1 PCH_SPI_SO R
 TP21 1 BIOS_WP#
 TP22 1 HOLD#

PCH SPI ROM(CLG)



1005 Change P/N to DFHS08FS023(Socket)

SMBus/Pull-up(CLG)




Functional Strap Definitions


DESIGN NOTE:
WEAK PULL UP RESISTOR PRESENT ON THIS NET



TOP SWAP OVERRIDE
HIGH - TOP SWAP ENABLE
LOW-DISABLED
HIGH: LPC SELECTED FOR SYSTEM FLASH
WEAK INTERNAL PD





No Boot:
The signal has a weak internal pull-down.
0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality).
1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.




No Boot:
The signal has a weak internal pull-down.
This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Chipset Configuration Registers: Offset 3410h:Bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap.
Bit 10 Boot BIOS Destination
0 SPI
1 LPC





No Boot:
The signal has a weak internal pull-down.
0 = Enable security measures defined in the Flash Descriptor.
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. This function is useful when running ITP/XDP.



No Boot:
The signal has a weak internal pull-down.
0 = Disable No Reboot mode.
1 = Enable No Reboot mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.



No Boot:
The signal has a weak internal pull-down.
0 = LPC is selected for EC.
1 = eSPI is selected for EC.




```
GPIO35:
SSD SATA IF => High
SSD PCIE IF => Low
```

PCI-E Port	Function	CLK RQ Port	Function
Port1	dGPU	Port0	VGA
Port2	dGPU	Port1	Un-used
Port3	dGPU	Port2	Un-used
Port4	dGPU	Port3	WLAN
Port5	WLAN	Port4	LAN
Port6	LAN	Port5	Un-used
Port7	HDD		
Port8	SATA SSD		
Port9	Un-used		
Port10	Un-used		
Port11	Un-used		
Port12	Un-used		


USB3.0	Function
PORT-1	USB3.0 MB-1
PORT-2	Cobime USB3.0 Small Board
PORT-3	NC
PORT-4	NC

1005 Change Name from DEVSLP2 to DEVSLP0
DEVSLP0 and GC6_FB_EN SWAP
1005 GPIO35 and ACC_LED# SWAP



USB2.0	Function
PORT-1	USB3.0 Small Board
PORT-2	USB3.0 Small Board
PORT-3	Camera
PORT-4	Type C
PORT-5	IR CAM
PORT-6	Cardreader IC
PORT-7	WLAN
PORT-8	Touch Screen
PORT-9	NC
PORT-10	NC

[illegible]


The 24 MHz (50 Ohm ESR) XTAL used for Skylake-U needs to be replaced by 38.4 MHz (30 Ohm ESR) XTAL for Cannonlake-U.



Skylake (GPIO)





HDA Bus(CLG)




Skylake	BOARD_ID[8:6]	BOARD_ID[5]	Board ID 4	Board ID 3	BOARD_ID[2:1]	BOARD_ID0
Model	ID8 ID7 ID6	ID5	ID4	ID3	ID2 ID1	ID0
Definition	Reserve (Default = 000)	GPU 0 : AMD 1 : Intel	0 4 VRAMs 1 8 VRAMs	0 VGA CAM 1 IR CAM	01 14" (14" cable is 00) 01 15" 1SPD 10 17" 11 2SPD	0 : UMA 1 : DIS

ID1(R167)always 上件












PROJECT : NFLP_KBLU_DR
Quanta Computer Inc.

Size	Document Number	Rev
	16 -- SKYLAKE 15/15 XDP&APS *	1A
Date: Friday, March 24, 2017	Sheet 16 of 49	







PROJECT : G54A
Quanta Computer Inc.

Size	Document Number	Rev
	R17M_M2-50_S3_PCIE	1A
Date: Friday, March 24, 2017	Sheet	19 of 48






Table 3-24 Primary Memory Aperture Sizes Requested at PCI Configuration

Size of the Primary Memory Apertures	ROM_CONFIG[2:0]
128 MB	000
256 MB	001
64 MB	010
Reserved	011
512 MB	Not Supported
1 GB	Not Supported
2 GB	Not Supported
4 GB	Not Supported

Table ID	Strap Name	Description	Recommended Settings
PS_0101	BOARD_CONFIG01	IC2TPAR_BIOS_ROM_EN = 1 ROM_CONF01 affects the ROM 1P.	
PS_0102	BOARD_CONFIG01	IC2TPAR_BIOS_ROM_EN = 0 ROM_CONF01 affects the ROM 1P.	Design dependent, see the Description.
PS_0103	BOARD_CONFIG02	IC2TPAR_BIOS_ROM_EN = 0 ROM_CONF02 affects the primary memory aperture size. See Primary Memory Aperture Size (p. 25).	
PS_0104	N/A	Reserved for internal use only. Must be 0 at start.	1
PS_0105	N/A	Reserved.	1
PS_1011	STRAP_REF_GEN_EN_A	• PCIE GEN1 capability. • PCIE GEN1 is supported. • PCIE GEN2 is not supported. Determine whether or not the PCIE reference clock power management capability is supported in the PCT configuration space (otherwise known as PCIE_CFG).	Design dependent, see the Description.
PS_1021	STRAP_REF_CLK_PN_EN	• The CLKREF power management capability is disabled. • The CLKREF power management capability is enabled.	0
PS_1031	N/A	Reserved for internal use only. Must be 0 at start.	0
PS_1041	STRAP_TX_CRC_FULL_SYNC	Control the transmitter full-half swing mode. • 0 = The transmitter full swing is enabled. • 1 = The transmitter half swing is enabled.	1
PS_1051	STRAP_TX_DISABLE_PN_EN	PCI EXPRESS® transmitter, disable/enables enable. • 0 = Tx disable/enables disabled. • 1 = Tx disable/enables enabled.	Design dependent, see the Description.
PS_2111	N/A	Reserved.	0
PS_2121	N/A	Reserved.	0
PS_2131	STRAP_BIOS_ROM_EN	To enable the external BIOS ROM device. • 0 = Disable the external BIOS ROM device. • 1 = Enable the external BIOS ROM device.	Design dependent, see the Description.
PS_2141	N/A	Reserved.	1
PS_2151	N/A	Reserved.	1
PS_3021	BOARD_CONFIG01		
PS_3031	BOARD_CONFIG01	Board configuration for memory ID strap, configured as memory ID strap.	Design dependent, see the Description.
PS_3041	BOARD_CONFIG02		
PS_3101	N/A	Reserved.	1
PS_3111	N/A	Reserved.	1



CONFIGURATION STRAPS-- SEE EACH DATABOOK FOR STRAP DETAILS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1 = INSTALL 3K RESISTOR
X = DESIGN DEPENDANT
NA = NOT APPLICABLE


STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	0
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X
RSVD	GPIO2	RESERVED	0
RSVD	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RSVD	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS (Removed on Seymour/Whistler)	0
RSVD	H2SYNC	RESERVED	0
AUD[1]	HSYNC	SEE DATABOOK FOR DETAIL	0
AUD[0]	VSXNC	SEE DATABOOK FOR DETAIL	0
RSVD	GENERICC	RESERVED	0

NOTE1: AMD RESERVED CONFIGURATION STRAPS


ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET.

GPIO21 H2SYNC GENERICC GPIO8 GPIO2

POWER UP / POWER DOWN SEQUENCE







POWER DOWN



PROJECT : G54A
Quanta Computer Inc.


Size	Document Number	Rev
	R17M_M2-50_DIS/GND	1A
Date:	Friday, March 24, 2017	Sheet 21 of 48






Place all these components very close to GPU. (Within 25mm)
Keep all component close to each Other. (within 5mm)




This basic topology should be used for DRAM_RST for DDR3/GDDR5.




DDR3L




LID Switch




eDP Conn.










TS USB Interface




2.5A / 100mils












Analog





+5V_AVDD >40mils trace change PN to BC512501Z00 1/23

Mute LED改用Mic2-Vref0-R
Mic偏壓改用Mic2-Vref0-L

place to under codec

PROJECT : NFLP_KBLU_DR
Quanta Computer Inc.

Size	Document Number	Rev
Custom	28 -- Codec ALC3258-CG	1A
Date: Friday, March 24, 2017	Sheet 26 of 49	





Head Phone out

For SWR mode support RTL8111HSH & 8107
Stuff: La, Ca, Cb


* Place Ca,Cd,Ce,Cf for RTL8111H(S) & RTL8107
close to each VDD10 pin-- 3, 22, 8, 30

* Place Cg,Ch for RTL8111H(S) & RTL8107
close to each VDD10 pin-- 22(reserved)



Power trace Layout 宽度>60mil




* Place Cj and Ck, close to each VDD33 pin-- 11, 32 for RTL8111H(S) & 8107
* For surge improvement, place Cm and Cn, close to each VDD33 pin-- 11, 32(optional)



For SWR mode support RTL8111HSH & 8107
Stuff Co, Cp




Add 9 GND VIAs with thermal PAD




For GbE
* Place Ra
For 10/100
* Place Rb


if ISOLATEB pin pull-low,
the LAN chip will not drive it's PCI-E outputs
(excluding PCIE_WAKE# pin)



For GbE
* Place RTL8111HSH-CG
For 10/100
* Place RTL8166EH-CG




For 10/100 : Ua




1st source : NS681684 DB0LE6LAN20
2nd source : N-3110M DB0Y11LAN00

For Giga : Ub




For 10/100 : Ra,Rb
For Giga : Ra,Rb,Rc,Rd

For 10/100 stuff only & Close RJ45




RJ45



For GIGA
BOT:GST5009B LF,DB0Z06LAN00
FCE:NS892407 ,DB0LL1LAN00

12,29 USBP1-
12,29 USBP1+

UART for Win7 WHQL DEBUG



Place Back to Back La

USB3.0

reserve for re-driver un-stuff 01/18

USB3.0



reserve for re-driver un-stuff 01/18

Layout Notes:
Stubs Trace less than 150mil


Layout Notes:
Stubs Trace less than 150mil

Daughter Board

1123 Add PWR LED MOS Circuit




Power Board




Daughter Board


For Audio layout routing




KEYBOARD Con.



KEYBOARD PULL-UP




KB LIGHT CONN




Touch Pad Connector

31




FAN




TPM (2.0)

32




Accelerometer Sensor



IR CAM


current:4A




PROJECT : NFLP_KBLU_DR
Quanta Computer Inc.

Size	Document Number	Rev
Custom	34 -- TPM/G-Sensor/IR CAM	1A
Date: Friday, March 24, 2017	Sheet	32 of 49

33




Screw Hole




change PN to BC512501Z00 1/23


SATA HDD





SATA LED



WLAN



Mini Card
WLAN/BT(Optional)



Support Wake Function(Reserve)




0302 Reserved the MOSFET at CLKREQ#
even the current leakage test passed
for HP requested

For EMI Suggestion






Adapter select for EC



Adapter Type check




The schematic diagram illustrates the power and signal interface for the THERMISTOR_ADAPTER_SEL_EC module. The module is represented by a dashed blue box. Key components and connections include:

- Power Connections:**
 - +3VSS:** Connected to R9033 (100K) and R9044 (100K).
 - VRON:** Connected to R9032 (100K).
 - MAINON:** Connected to R9035 (100K).
 - SUSON:** Connected to R9036 (100K).
 - DNB5WON# / USBW_DN#:** Connected to R9033 (100K) and R9044 (100K).
- Signal Connections:**
 - CLK_24M_KBC:** Connected to R9037 (10P/50V_4) and C9016 (0.1uF/16V_4).
 - HWP6G:** Connected to C9021 (0.1uF/16V_4).
- Internal Module Components:**
 - THERMISTOR_ADAPTER_SEL_EC:** The main module component.
 - C9017, C9018, C9019:** Capacitors with values 0.1uF/16V_4, connected to ground.
- Notes:**
 - CLOSE to EC Pin:** A note indicating the module's proximity to the EC pin.



	AC_PRESENT_EC	H_PROCHOT#_EC	H_PROCHOT#
AC IN: AC mode Operation	H	L	H
AC remove: AC mode to DC mode	L	L	L
DC mode recover from PROCHOT	L	H	H

ADP=65W

CN1
51483-00801-V01_Header




- +VIN 25,31,36,38,39,42,43,44,45,46,50
- +3VS5 4,10,15,25,34,35,38,39,40,44,47,48,50
- +5VS5 4,25,26,29,30,38,39,40,41,42,44,46,48,50
- +3VPCU 6,13,29,30,31,34,35,36,49
- +5VPCU 26,36,47,48




USB Charge Support	Ra	Rb
No support	Stuff	NA
Support	NA	Stuff

Do Not add test pad on VCC & LDO pin



+VIN 25,31,36,37,39,42,43,44,45,46,50
+5VS5 4,25,26,29,30,37,39,40,41,42,44,46,48,50
+1.2VSUS 3,6,17,18,40
DDR_VTT 17,18



20151015 updated



+VIN 25,31,36,37,38,42,43,44,45,46,50
 +3VS5 4,10,15,25,34,35,37,38,40,44,47,48,50
 +5VS5 4,25,26,29,30,37,38,40,41,42,44,46,48,50
 +1.0V_DEEP_SUS 9,13,15,40
 +1.8V_DEEP_SUS 9,15,47
 MAINON 35,38,39,40,48
 +1.5V




+1.0V 2,4,6,35
 +3VSS 4,10,15,25,34,35,37,38,39,44,47,48,50
 +5VSS 4,25,28,29,30,37,38,39,41,42,44,46,48,50
 +VCCIO 2,6
 +1.2VSUS 3,6,17,18,38
 +VCCSTPLL 2,4,5,6,9,41
 +1.0V_DEEP_SUS 9,13,15,39
 +1.2V_VCCPLL_OC 6
 MAINON 35,38,39,48

Volume Segment
Vcc_ST: 0.12A
Vcc_PLL: 0.12A

<= 10ms, full load ready
 (Vcc_ST+Vcc_PLL)

Imax:0.24A





Volume Segment
Vcc_STG: 0.04A
Vcc_IO: 3.4A

<= 10ms full load ready


Imax:3.4A

Imax:0.04A




PROJECT : NFLP_KBLU_DR
Quanta Computer Inc.


Size Custom	Document Number +1.0V/+VCCSTPLL	Rev 1A
Date: Friday, March 24, 2017	Sheet 40 of 51	





+VIN 25,31,36,37,38,39,43,44,45,46,50
+5VSS 4,25,26,29,30,37,38,39,40,41,44,46,48,50



For U42 --> Add These Components




+VIN 25,31,36,37,38,39,42,44,45,46,50
 +5VS5 4,25,26,29,30,37,38,39,40,41,42,44,46,48,50
 +VCCSA 6,41
 +VCCGT 7,41



	1 Phase setting	
R1		
R2		
R3		

	1 Phase setting	
R4		



VGACORE (R17M-M1-30_25W/38W(1ms))

Countinue current:28A


Peak current=38A (1ms)

PHOCP_TDC=40A (soft-start only)

OCP_SPIKE=55A(1ms)

Boot VID=0.9V

LL=1m V/A



VGACORE (R16M-M2-50_37W/56W(1ms))

Countinue current:40A (R16M-M2-50)

Peak current:56A (1mS) (R16M-M2-50)


PHOCP_TDC=40A

OCP_SPIKE=75A(1ms)

Boot VID=0.9V




LL=1m V/A

3/23 stuff PC519 /un-stuff PC5395 for G72E ME
un-stuff PC519 /stuff PC5395 for G76 ME






Vo	Rton
0.95V	82k
1V	84.5k
1.05V	95.3k
1.35V	113k
1.5V	127k



+0.95V +/- 3%
Countinue current:2A
Peak current:3A
OCp minimum:4A



+3V	2,4,10,11,12,13,14,15,17,18,25,26,27,28,29,31,32,33,34,35,41
+5V	25,26,27,31,32,34,50
+VIN	25,31,36,37,38,39,42,43,44,45,46,50
+3VS5	4,10,15,25,34,35,37,38,39,40,44,47,50
+5VS5	4,25,26,29,30,37,38,39,40,41,42,44,46,50
+3VSUS	31
+5VPCU	26,36,37,47
+3VLAVCC	28





EMI request for ESD 03/21 updated**EMI request for ISN****EMI request for ISN**